

100




Fig. 1A

FIG. 1A is a block diagram of a system architecture. The system includes an Input/Output Section 110, a Switching Matrix 130, a Node Controller 120, a User Interface Module 150, and a Management System 160. The Input/Output Section 110 is connected to the Switching Matrix 130 via an Internal Input Signal 170 and an Internal Output Signal 180. The Switching Matrix 130 is connected to the Node Controller 120. The Node Controller 120 is connected to the User Interface Module 150 and the Management System 160. The Input/Output Section 110 is also connected to a block labeled 140.




Fig. 1B




Fig. 2




Fig. 3

400




Fig. 4

FIG. 4 is a block diagram of a system 400 according to one embodiment of the present invention.




Fig. 5




Fig. 6




Fig. 7




Fig. 8

SONET Frame
900

| | | | | |
|--------------|--------------|--------------|-------------------|-------------------|
| A1 902 | A2 904 | J0/Z0 906 | Payload Bytes 990 | |
| B1 910 | E1 912 | F1 914 | Payload Bytes 991 | |
| D1 920 | D2 922 | D3 924 | Payload Bytes 992 | |
| H1 930 | H2 932 | H3 934 | H4 936 | Payload Bytes 993 |
| B2 940 | K1 942 | K2 944 | Payload Bytes 994 | |
| D4 950 | D5 951 | D6 952 | Payload Bytes 995 | |
| D7 953 | D8 954 | D9 955 | Payload Bytes 996 | |
| D10 956 | D11 957 | D12 958 | Payload Bytes 997 | |
| S1/Z1 970 | M1/Z2 972 | E2 974 | Payload Bytes 998 | |

Fig. 9
(Prior Art)




Fig. 10

FIG. 11 is a block diagram of a frame parity generation circuit 1100. The circuit 1100 is shown within a dashed box. It includes a Parity Function Unit 1125, a Parity Calculation Unit 1130, a Parity Accumulation Storage Unit 1135, a Frame Parity Storage Unit 1145, and a Frame Parity Signal 1150. The circuit 1100 is connected to a Current Frame Signal 1105, a Clock 1120, a Framing and Control Unit 1175, a Position Detector 1170, and a Frame Assembly Unit 1155. The Framing and Control Unit 1175 provides an End-of-Frame Signal 1110 and a Frame Synchronization Signal 1115 to the Position Detector 1170. The Position Detector 1170 provides a Clear Accumulated Parity Signal 1180 and an Accumulate Enable Signal 1185 to the Parity Accumulation Storage Unit 1135. The Parity Function Unit 1125 receives the Current Frame Signal 1105 and the Accumulated Parity Signal 1140 from the Parity Accumulation Storage Unit 1135. The Parity Calculation Unit 1130 receives the output of the Parity Function Unit 1125 and the Clock 1120. The Parity Accumulation Storage Unit 1135 receives the output of the Parity Calculation Unit 1130 and the Clear Accumulated Parity Signal 1180. The Parity Accumulation Storage Unit 1135 outputs the Accumulated Parity Signal 1140 to the Parity Function Unit 1125. The Frame Parity Storage Unit 1145 receives the output of the Parity Accumulation Storage Unit 1135 and the Accumulate Enable Signal 1185. The Frame Parity Storage Unit 1145 outputs the Frame Parity Signal 1150 to the Frame Assembly Unit 1155. The Frame Assembly Unit 1155 receives the Frame Parity Signal 1150 and the Frame Synchronization Signal 1115, and outputs the Output Frame Signal 1165.

Current Frame
Signal
1105




Fig. 11




Fig. 12




Fig. 13




Fig. 14